

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DAT	TE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/764,502	01/27/2004		Mutsumi Kimura	118215	9268
25944	7590 02/	/15/2006		EXAMINER	
OLIFF & B	ERRIDGE, PLO	C		RICHARDS	, N DREW
P.O. BOX 19 ALEXANDR	928 IA, VA 22320			ART UNIT PAPER NUMBER	
	•			2815	

DATE MAILED: 02/15/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

			11
	Application No.	Applicant(s)	
Office Action Summer.	10/764,502	KIMURA ET AL.	
Office Action Summary	Examiner	Art Unit	
	N. Drew Richards	2815	
The MAILING DATE of this communication app Period for Reply	ears on the cover sheet with the c	orrespondence address	
A SHORTENED STATUTORY PERIOD FOR REPLY WHICHEVER IS LONGER, FROM THE MAILING DA - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period w - Failure to reply within the set or extended period for reply will, by statute, Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	TE OF THIS COMMUNICATION 6(a). In no event, however, may a reply be tim ill apply and will expire SIX (6) MONTHS from cause the application to become ABANDONE	I. lely filed the mailing date of this communication (35 U.S.C. § 133).	
Status			
1) Responsive to communication(s) filed on 30 Ja	nuary 2006.		
	action is non-final.		
3) Since this application is in condition for allowan	ce except for formal matters, pro	secution as to the merits is	6
closed in accordance with the practice under E	x parte Quayle, 1935 C.D. 11, 45	i3 O.G. 213.	
Disposition of Claims			·
4) Claim(s) 1-11 is/are pending in the application.			
4a) Of the above claim(s) 1-4 and 7-9 is/are wit	hdrawn from consideration.		
5) Claim(s) is/are allowed.			
6)⊠ Claim(s) <u>5,6,10 and 11</u> is/are rejected.			
7) Claim(s) is/are objected to.			
8) Claim(s) are subject to restriction and/or	election requirement.		
Application Papers			
9) The specification is objected to by the Examine	r.		
10)⊠ The drawing(s) filed on 27 January 2004 is/are:	a)⊠ accepted or b)□ objected	to by the Examiner.	
Applicant may not request that any objection to the	drawing(s) be held in abeyance. See	e 37 CFR 1.85(a).	
Replacement drawing sheet(s) including the correcti			d).
11)☐ The oath or declaration is objected to by the Ex	aminer. Note the attached Office	Action or form PTO-152.	
Priority under 35 U.S.C. § 119			
 12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of: 1. Certified copies of the priority documents 2. Certified copies of the priority documents 3. Copies of the certified copies of the priority application from the International Bureau * See the attached detailed Office action for a list 	s have been received. s have been received in Applicati ity documents have been receive (PCT Rule 17.2(a)).	on No ed in this National Stage	
Attachment(s) 1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date	4) Interview Summary Paper No(s)/Mail Da 5) Notice of Informal P 6) Other:		

Application/Control Number: 10/764,502 Page 2

Art Unit: 2815

DETAILED ACTION

Claim Rejections - 35 USC § 103

- 1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 2. Claims 5, 6 and 10 are rejected under 35 U.S.C. 103(a) as being unpatentable over Shimoda et al. ("Surface Free Technology by Laser Annealing (SUFTLA)", IEEE, 1999), hereafter Shimoda¹, in view of Shimoda et al. ("Future Trend of TFT Technology", AM-LCD 2002), hereafter Shimoda² and Enquist (US 2002/0173120 A1). Shimoda¹ teaches a method of manufacturing thin film transistors in figures 1 and 2, for example. Shimoda¹ teach:
 - forming functional elements (TFT's) in a predetermined shape (formed as TFT's)
 on a first substrate (original substrate) via a peeling layer (exfoliation layer) which
 causes peeling by application of a predetermined amount of energy (XeCl laser
 irradiation); and
 - transferring at least one of the functional elements (TFT's) directly to a second substrate (1st transfer substrate) by applying the energy (XeCl laser irradiation) to relevant portions of the peeling layer (exfoliation layer) corresponding to regions of the functional elements to cause peeling.

Shimoda¹ does not teach forming the functional elements using holographic lithography to pattern the functional elements.

Shimoda² teaches future trends in TFT technology. On page 7, first paragraph below the figure, Shimoda² teach forming TFT's using a new holography photolithography (holographic lithography) which allows patterns as small as 0.5 micron.

Shimoda¹ and Shimoda² are combinable because they are from the same field of endeavor. At the time of the invention, it would have been obvious to one of ordinary skill in the art to use the holographic lithography of Shimoda² in patterning the TFT's of Shimoda¹. The motivation for doing so is to reduce the size of the TFT's to obtain high performance TFT's.

Shimoda¹ and Shimoda² do not teach the second substrate containing a wiring line, the transfer including electrically connecting the at least one functional element to the wiring line of the second substrate.

Enquist teaches in figures 11-15, for example, a method of manufacturing thin film elements including transferring elements 41 from a first substrate 40 to a second substrate 46 where the second substrate includes a wiring line 47 and the elements 41 are electrically connected to the wiring line 47 of the second substrate.

Shimoda¹ with Shimoda² and Enquist are combinable because they are from the same field of endeavor. At the time of the invention, it would have been obvious to one of ordinary skill in the art to include a wiring line on the second substrate and electrically connect the functional element to the wiring line. The motivation for doing so is to allow a large number of varying semiconductor devices to be integrated onto a single substrate which allows electrical connection between the different devices so that a

greater number of devices and differing devices can be integrated together in a smaller area.

With regard to claim 6, the thin film functional elements of Shimoda¹ are thin film transistors (TFT's).

With regard to claim 10, in the combination of references, using the holographic lithography and the desired reduction in TFT size, it would have been obvious to use a design rule of 1.0 micron or less to pattern the functional elements.

3. Claim 11 is rejected under 35 U.S.C. 103(a) as being unpatentable over Shimoda et al. ("Surface Free Technology by Laser Annealing (SUFTLA)", IEEE, 1999), hereafter Shimoda¹, in view of Applicants Admitted Prior Art, hereafter APA and Enquist (US 2002/0173120 A1).

Shimoda¹ teaches a method of manufacturing thin film transistors in figures 1 and 2, for example. Shimoda¹ teach:

- forming functional elements (TFT's) in a predetermined shape (formed as TFT's)
 on a first substrate (original substrate) via a peeling layer (exfoliation layer) which
 causes peeling by application of a predetermined amount of energy (XeCl laser
 irradiation); and
- transferring at least one of the functional elements (TFT's) directly to a second substrate (1st transfer substrate) by applying the energy (XeCl laser irradiation) to relevant portions of the peeling layer (exfoliation layer) corresponding to regions of the functional elements to cause peeling.

Shimoda¹ does not teach forming the functional elements using dynamic auto focus to pattern the functional elements.

APA teach in paragraph [0008] that dynamic auto focus is known in forming thin film transistors.

Shimoda¹ and APA are combinable because they are from the same field of endeavor. At the time of the invention, it would have been obvious to one of ordinary skill in the art to use the dynamic auto focus of APA in patterning the TFT's of Shimoda¹. The motivation for doing so is so that surface swelling of large substrates can be compensated for.

Shimoda¹ and APA do not teach the second substrate containing a wiring line, the transfer including electrically connecting the at least one functional element to the wiring line of the second substrate.

Enquist teaches in figures 11-15, for example, a method of manufacturing thin film elements including transferring elements 41 from a first substrate 40 to a second substrate 46 where the second substrate includes a wiring line 47 and the elements 41 are electrically connected to the wiring line 47 of the second substrate.

Shimoda¹ with Shimoda² and Enquist are combinable because they are from the same field of endeavor. At the time of the invention, it would have been obvious to one of ordinary skill in the art to include a wiring line on the second substrate and electrically connect the functional element to the wiring line. The motivation for doing so is to allow a large number of varying semiconductor devices to be integrated onto a single substrate which allows electrical connection between the different devices so that a

greater number of devices and differing devices can be integrated together in a smaller area.

Page 6

Response to Arguments

4. Applicant's arguments with respect to claims 5, 6, 10 and 11 have been considered but are most in view of the new ground(s) of rejection.

Conclusion

5. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to N. Drew Richards whose telephone number is (571) 272-1736. The examiner can normally be reached on Monday-Friday 9:00-5:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Ken Parker can be reached on (571) 272-2298. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

N. Drew Richards

AU 2815